Pause
Lecture
Moteur de recherche d'offres d'emploi CEA

Modelisation, simulation and charaterization of CMOS technology interconnection parasitics. H/F


Détail de l'offre

Informations générales

Entité de rattachement

Le Commissariat à l'énergie atomique et aux énergies alternatives (CEA) est un organisme public de recherche.

Acteur majeur de la recherche, du développement et de l'innovation, le CEA intervient dans le cadre de ses quatre missions :
. la défense et la sécurité
. l'énergie nucléaire (fission et fusion)
. la recherche technologique pour l'industrie
. la recherche fondamentale (sciences de la matière et sciences de la vie).

Avec ses 16000 salariés -techniciens, ingénieurs, chercheurs, et personnel en soutien à la recherche- le CEA participe à de nombreux projets de collaboration aux côtés de ses partenaires académiques et industriels.  

Référence

2020-14256  

Description de l'unité

LSM (Modeling and Simulation Laboratory) is in charge of the simulation and the modelisation of Leti technologies.

Description du poste

Domaine

Composants et équipements électroniques

Contrat

Stage

Intitulé de l'offre

Modelisation, simulation and charaterization of CMOS technology interconnection parasitics. H/F

Sujet de stage

Parasitic resistances and capacitances in integrated circuits produce circuit performance degradations (i.e speed and power consumption) when CMOS technologies are scaling down. They also need to be accounted accurately while designing Non Volatile Memory (NVM) advanced circuit for neuromorphic applications or high power circuit with GaN technology to anticipate heating effect. Parasitic elements are evaluated with PEX (Parasitic Extraction) tool which is included into Process Design Kits (PDK). PDK describes a technology and gathers the tools necessary to design functional circuits: Design Rules Check (DRC), Layout versus Schematic (LVS), PEX and devices models. PEX development and its validation are not addressed by literature. Indeed, industrial companies perform usually this validation with the post layout simulation comparison with electrical measurements of complex circuits. Obviously, this method is hardly usable in research environment such as in Leti.

Durée du contrat (en mois)

6

Description de l'offre

Content:

Parasitic resistances and capacitances in integrated circuits produce circuit performance degradations (i.e speed and power consumption) when CMOS technologies are scaling down. They also need to be accounted accurately while designing Non Volatile Memory (NVM) advanced circuit for neuromorphic applications or high power circuit with GaN technology to anticipate heating effect. Parasitic elements are evaluated with PEX (Parasitic Extraction) tool which is included into Process Design Kits (PDK). PDK describes a technology and gathers the tools necessary to design functional circuits: Design Rules Check (DRC), Layout versus Schematic (LVS), PEX and devices models. PEX development and its validation are not addressed by literature. Indeed, industrial companies perform usually this validation with the post layout simulation comparison with electrical measurements of complex circuits. Obviously, this method is hardly usable in research environment such as in Leti.

 

Requested tasks:

 

The internship objective is to develop the parasitic extraction tool (PEX) included in Leti PDKs. The methodology need to be as generic as possible, to be used on all Leti microelectronics technologies. This work will be performed with experts from the Simulation and Modeling Laboratory (LSM) and from the Mask and Design Kit Laboratory (LMDK). 5 steps are scheduled:

 

   1. Test structures definition to validate parasitic extraction in the CMOS technology front-, middle-, and back-end

   2. Development of a CMOS PEX and comparison of results obtained with competitor tools: Calibre 

       from Mentor and StarRC from Synopsys which are standard tools of industrial companies.

   3. 3D finite elements simulation flow developement with Silvaco Clever tool and comparison of the results obtained from PEX extraction in step 2.

   4. Identification and characterization of available test structures on silicon, compatible with the methodology validation.

Moyens / Méthodes / Logiciels

TCAD simulation tools. Modeling in PEX tool STAR-RC). Electrical characterization

Profil du candidat

engineer / M2

Localisation du poste

Site

Grenoble

Localisation du poste

France, Auvergne-Rhône-Alpes, Isère (38)

Ville

Grenoble

Critères candidat

Diplôme préparé

Bac+5 - Diplôme École d'ingénieurs

Formation recommandée

engineer / M2

Possibilité de poursuite en thèse

Non

Demandeur

Disponibilité du poste

01/02/2021