Pause
Lecture
Moteur de recherche d'offres d'emploi CEA

Research Engineer in Modeling and Virtual Prototyping of RISC-V HW Platforms


Vacancy details

General information

Organisation

The French Alternative Energies and Atomic Energy Commission (CEA) is a key player in research, development and innovation in four main areas :
• defence and security,
• nuclear energy (fission and fusion),
• technological research for industry,
• fundamental research in the physical sciences and life sciences.

Drawing on its widely acknowledged expertise, and thanks to its 16000 technicians, engineers, researchers and staff, the CEA actively participates in collaborative projects with a large number of academic and industrial partners.

The CEA is established in ten centers spread throughout France
  

Reference

2022-23910  

Division description

The CEA's technological research department (DRT) has a portfolio of technologies in the fields of information and communication, energy and health. As an interface between research and industry, our mission is to develop and transfer technologies, from theoretical proof of concept to industrial demonstrators, for the benefit of industry.
CEA List, a research laboratory specializing in intelligent digital systems, is located in the heart of the Paris-Saclay science and technology cluster.

Description de l'unité

Within the CEA List, the mission of the Design Environment and Architecture Laboratory (LECA) is to design innovative and flexible computing architectures that meet the challenges of performance, cost, energy consumption, safety and security, particularly for critical embedded systems and accelerators for embedded AI. To reduce the development time and improve the quality of these architectures, the laboratory develops cutting-edge approaches for innovative design tools and methods.

Position description

Category

Electronics components and equipments

Contract

Fixed-term contract

Job title

Research Engineer in Modeling and Virtual Prototyping of RISC-V HW Platforms

Socio-professional category

Executive

Contract duration (months)

24 months (renewable)

Job description

As part of a multidisciplinary technology research team of experts in hardware IP design and design tools, you will be involved in national and European research projects aimed at expanding and maturing the European RISC-V ecosystem to strengthen Europe's sovereignty. In particular, the team is involved in extra-functional properties assessment (such as power, performance) during the early design stage of system-on-chips, guiding architectural choices.

 

Your main tasks will be to:

- Evaluate the existing state-of-the-art open source solutions for modeling and virtual prototyping of RISC-V HW platforms.

- Analyze specifications and features of SoCs (System-On-Chips), including RISC-V processors, memory hierarchies and peripherals.

- Design innovative methodologies, including machine learning-based modeling, to extend existing simulation platforms with performance evaluation capabilities.

- Deliver the next generation of simulation methodologies and tools.

 

You are expected to:

- Collaborate with R&D partners (research and industrial organizations).

- Contribute to the scientific dissemination of the team's research results (through international conferences) and foster innovation (through patents). 

#LI-IB1

Applicant Profile

You have a PhD or a Master's degree in Computer Science, Electronics, Embedded Systems, or equivalent.

You have an experience in Computer Architecture and knowledge of digital electronic architectures (processors, caches, network-on-chips, etc.).

You must have acquired the following technical skills:

-          Experience in C/C++ and Python programming languages.

-          Experience with simulation platforms, in particular QEMU, Spike or SystemC/TLM-based environments.

Experience with Embedded Linux would be a plus.

 

Keywords: RISC-V, virtual prototyping, QEMU, SystemC/TLM, Machine Learning, EDA, SoC design

Position location

Site

Saclay

Job location

France, Ile-de-France, Essonne (91)

Location

  Palaiseau

Candidate criteria

Recommended training

PhD or Master degree in Computer Science, Electronics, or Embedded Systems

Requester

Position start date

01/12/2022