• EN
  • FR
CEA Careers website: All vacancies
CEA

Follow us

  •  

  • Home
  • Submit speculative application
  • Searches, alerts
  • CDI/CDD offers open to CEA work-study students
  • Our Thesis subjects
  • Un souci ? Contactez-nous
 

Log in Candidate area

I already have a candidate area

Log in to candidate area




Forgotten password?

Register Create candidate area

You don’t have a candidate area. Click here to create one.

 

You are here :  Home  ›  Vacancy list  ›  Vacancy details

Selection: 0 vacancy(s)
CEA Careers website: All vacancies
CEA

Follow us

  •  

Menu Careers website CEA

  • Home
  • Submit speculative application
  • Searches, alerts
  • CDI/CDD offers open to CEA work-study students
  • Our Thesis subjects
  • Un souci ? Contactez-nous
Pause
Read
CEA vacancy search engine
View all vacancies
RSS and other feeds
Information

CDD – FinFET Analog Design Engineer

  • Send this vacancy to a friend
  • Print details (new window)
  •  


Vacancy details

General information

CEA (logo)

Organisation

The French Alternative Energies and Atomic Energy Commission (CEA) is a key player in research, development and innovation in four main areas :
• defence and security,
• nuclear energy (fission and fusion),
• technological research for industry,
• fundamental research in the physical sciences and life sciences.

Drawing on its widely acknowledged expertise, and thanks to its 16000 technicians, engineers, researchers and staff, the CEA actively participates in collaborative projects with a large number of academic and industrial partners.

The CEA is established in ten centers spread throughout France
  

Reference

2026-38897  

Division description

LETI, a technological research institute within CEA Tech, aims to innovate and transfer these innovations to industry. Its core expertise lies in microelectronics technologies, component miniaturization, system integration, and integrated circuit architecture, which underpin the Internet of Things, artificial intelligence, augmented reality, and connected healthcare. LETI develops differentiated, secure, and reliable solutions designed to enhance the competitiveness of its industrial partners through technological innovation.

Description de l'unité

Within CEA-Leti, the Masks & Design Enablement laboratory is responsible for promoting the innovative technologies developed by the various application laboratories: advanced CMOS, non-volatile memories, 3D integration, power devices, microsystems, photonics, etc.

In this context, the laboratory's activities consist of:

- Designing photolithography masks (layout activity) to enable chip fabrication in CEA-Leti cleanrooms and thus validate technology performance,

- Developing all the tools required for the design of demonstrators and other integrated circuits for a given technology (Design Kit / Design Rule Manual activity),

- Managing the CAD environment through the installation and configuration of commercial tools, industrial Design Kits, as well as handling license agreements for integrated circuit design (CAD activity),

- Evaluating technological options on representative circuits in order to guide developments toward the optimal technology (benchmarking, DTCO activity).

Position description

Category

Micro and nano technologies

Contract

Fixed-term contract

Job title

CDD – FinFET Analog Design Engineer

Socio-professional category

Executive

Contract duration (months)

36

Job description

This position is opened in the technological demonstrators team, working on LETI’s advanced technologies (Non-Volatile Memories, 3D circuits, …) co-integrated with FinFET, advanced CMOS nodes.

 

Scope of your missions is to:

Evaluate foundry technologies (FinFET, bulk, FDSOI) in order to use them as a baseline for LETI technologies (electrical simulation, DRM study, validation of design environment).

Contribute to technological demonstrator design (electrical simulation, design, layout, DRC and LVS verifications, parasitic extraction and back-annotated simulations).

Interface with process engineers, designers from other teams and electrical characterization team to share knowledge and specify technological demonstrators.

Contribute to scientific conference papers or journal articles as well as patents.

Contribute to benchmark LETI technologies against State Of The Art.

Applicant Profile

Expected skill are strongly linked to an analog / mixed-signal designer position :

Design experience in FinFET, advanced CMOS

Good knowledge of Cadence Virtuoso (schematic, symbol, layout, ADE)

Advanced skills in at least one electrical simulator among Eldo, Spectre or Hspice (options, behavior, limits)

Good knowledge of at least one Fast-Spice simulator like Synopsys PrimeSim-XA or Cadence Spectre-X

Skills in verification tools Calibre DRC and LVS

Skills in parasitic extraction tools like Synopsys Star-RCXT, Calibre PEX, Cadence Quantus.

 

In line with the commitments made by the CEA to promote the inclusion of people with disabilities, this position is open to everyone. The CEA offers accommodations and/or flexible working arrangements, join us!

Position location

Site

Grenoble

Job location

France, Auvergne-Rhône-Alpes, Isère (38)

Location

  Grenoble

Requester

Position start date

02/03/2026


Other vacancies

You may be interested in these vacancies

Ingénieur Gestion de la Contamination Moléculaire en Salle Blanche H/F

Add this vacancy to selection: Ingénieur Gestion de la Contamination Moléculaire en Salle Blanche H/F (2026-38981)
  • Ref. : 2026-38981
  • Fixed-term contract
  • Isère (38)
  • GRENOBLE

CDD - Ingénieur essais de sécurité sur batteries H/F

Add this vacancy to selection: CDD - Ingénieur essais de sécurité sur batteries H/F (2025-38508)
  • Ref. : 2025-38508
  • Fixed-term contract
  • Indre et Loire (37)
  • Place Raoul Dautry 37250 Monts

Alternance BAC+3 Développement & Optimisation Bancs d'Essais H/F

Add this vacancy to selection: Alternance BAC+3 Développement & Optimisation Bancs d'Essais H/F (2026-39712)
  • Ref. : 2026-39712
  • Work-Study contract
  • Isère (38)
  • Grenoble
  • Legal notices
  • Cookies
  • Configure your cookies
  • Accessibility: partial compliance
  • Sitemap
Go to top